CLAIMS

What is claimed is:

1	1.	A microcontroller, which addresses program memory separately from data
2	memo	ory, the microcontroller comprising:
3		a CPU;
4		a boot memory coupled to the CPU;
5		a control coupled to the CPU and to the boot memory, which
6		in a first state causes the boot memory to be configured as data memory; and
7		in a second state causes the boot memory to be configured as program memory.
1	2.	The microcontroller of claim 1 where the control includes
2		a memory control register, the memory control register comprising
3		a program enable flag, which
4		when it has a first value causes the control to be in the first state; and
5		when it has a second value causes the control to be in the second state.

1	3.	The microcontroller of claim 1, further comprising
2		an external port coupled to the CPU and to the control; where
3		the external port is configured as a system bus when (1) the control is in the first
4		state, and (2) the control is in the second state and the CPU is accessing an
5		external memory as data memory; and
6		the external port is configured as an input/output port when the control is in the
7		second state and the CPU is not accessing the external memory as program
8		or data memory.
1	4.	The microcontroller of claim 1, further comprising
2		an external port coupled to the control; where
3		the external port is configured as a system bus when the boot memory is addressed
4		as data memory; and
5		the external port is configured as an input/output port when the boot memory is
6		addressed as program memory.
1	5.	The microcontroller of claim 1, further comprising
2		an external port coupled to the control; where
3		the external port is configured as a system bus when the boot memory is addressed
4		as data memory and when the CPU writes to an external memory via the
5		external port using an instruction that allows writes to program memory; and
6		otherwise, the external port is configured as an input/output port.

6

1	6.	A microcontroller, which addresses program memory separately from data
2	mem	ory, the microcontroller comprising:
3		a control, having a first state and a second state;
4		a boot memory coupled to the control;
5		an external port coupled to the control; where
6		the external port is configured as a system bus when (1) the control is in the first
7		state and the boot memory is not addressed, or (2) the control is in the
8		second state and the external port is used to address an external memory as
9		program or data memory; and
0		the external port is configured as an input/output port when the control is in the
1		second state, the boot memory is addressed, and the external port is not used
2		to address the external memory as data memory.
1	7.	The microcontroller of claim 6 where
2		the boot memory is configured as data memory if the port control is in the first state;
3		and
4		the boot memory is configured as program memory if the port control is in the
5		second state.
1	8.	The microcontroller of claim 6 where
2		the external port is configured as a system bus when the CPU writes to an external
3		memory via the external port using an instruction that allows writes to
4		program memory.

1	9. A method for loading a boot memory onboard a microcontroller, the
2	microcontroller addressing program memory separately from data memory, the method
3	comprising
4	configuring the boot memory to be addressed as data memory unless it is already
5	configured to be addressed as data memory;
6	loading a program from an external program memory into the boot memory;
7	configuring the boot memory to be addressed as a program memory; and
8	executing the program in the boot memory.
1	10. The method of claim 9 where loading the program from the external program
2	memory into the boot memory comprises
3	moving a word of the program from external program memory into a working
4	register by directly addressing the working register; and
5	moving the word from the working register to a boot memory location by directly
6	addressing the boot memory location as a register.
1	11. The method of claim 9 where the boot memory is divided into banks, the boot
2	memory is addressable using offset addressing within the banks, and loading the program
3	from the external program memory into the boot memory comprises
4	moving a word of the program from external program memory into a working
5	register by directly addressing the working register; and
5	moving the word from the working register to the boot memory by offset addressing
7	the boot memory

1	12. The method of claim 9 where configuring the boot memory to be addressed a
2	data memory includes
3	setting the state of a control flag.
1	13. The apparatus of claim 12 where setting the state of the control flag comprises
2	setting a bit in a memory control register.
1	14. An apparatus for booting a microcontroller, which addresses program memory
2	separately from data memory, by loading a program from an external program memory
3	into a boot memory on the microcontroller, the apparatus comprising
4	a control coupled to the boot memory, which in a first state causes the
5	microcontroller to address the boot memory as data memory, and in a second
6	state causes the microcontroller to address the boot memory as program
7	memory; and
8	a first program stored in the external program memory which causes the
9	microcontroller to
10	switch the control to the first state;
11	transfer a second program from the external program memory to the boo
12	memory;
13	switch the control to the second state; and
14	execute the second program in the boot memory.

1	15.	The apparatus of claim 14 further comprising
2		an external port coupled to the control, which operates as a system bus when (1) the
3		control is in the first state, or (2) the control is in the second state and the
4		CPU is accessing the external program memory as program or data memory,
5		and which operates as an input/output port when the control is in the second
6		state and the CPU is not accessing the external program memory as program
7		or data memory.

- 1 16. The apparatus of claim 15 where
- the first program causes the microcontroller to transfer the second program from the
 external program memory to the boot memory via the external port; and
 the second program causes the microcontroller to use the external port as an
 input/output port and as a system bus.

1	17. A method for using a microcontroller, which addresses program memory
2	separately from data memory and which includes a boot memory, to debug software
3	stored in an external memory, the method comprising
4	repeating the following until the debug process is complete:
5	loading communication software into the boot memory;
6	loading a bootloader into the boot memory;
7	executing the communication software and the bootloader;
8	modifying the software stored in the external memory through the communications
9	software and the bootloader;
0	loading debug software into the boot memory;
. 1	executing the debug software and the communication software;
.2	executing the software stored in the external memory; and
.3	stopping execution of the software stored in the external memory.
1	18. The method of claim 17 where loading communication software into the boot
2	memory includes
3	converting the boot memory so that it is addressed by the microcontroller as data
4	memory unless the boot memory is already addressed as data memory;
5	loading the communication software into the boot memory; and
6	converting the boot memory so that it is addressed by the microcontroller as
7	program memory.

I
Į.
J.
T.
111
4
ind,
Ø
E #

1	19.	A microcontroller, comprising
2		a CPU;
3		program address and data busses coupled to the CPU;
4		data address and data busses coupled to the CPU;
5		input/output busses coupled to the CPU;
6		an onboard RAM comprising a boot RAM;
7		a memory selector, coupled to the program address and data busses, the data address
8		and data busses and the boot RAM, which can be actuated to select whether
9		the boot RAM is addressed by the program address and data busses or the
10		data address and data busses;
11		an external interface;
12		an output port selector, coupled to the program address and data busses, the
13		input/output busses and the external interface, which can be actuated to
14		select the program address and data busses or the input/output busses to
15		couple to the external interface;
16		a memory control coupled to the CPU for actuating the memory selector; and
17		an output port control coupled to the CPU for actuating the output port selector.